The pages of this section will draw a sketch of the IC design company and its character. With broad strokes, it will give the history of both matricus inc. and the matricus group, introduce the work it carries out, and the individuals involved. Here you will discover basic facts that will help you understand what makes those of us that work in IC design at matricus tick, why we have been in business for so many years, and how we can work together with you on a program which will become as important to us as it is to you.

Product Name: LAYPAR
Product Category: Algorithm Design/Exploration - System Level Design (ESL)

The LAYTOOLS Place and Route package may be used as a stand-alone tool or as an integrated component of the LAYTOOLS suite. Although initially targeted at medium-sized designs (100,000 gates) for mixed-signal application, it does integrate advanced algorithms which allow it to handle large numbers of cells and macros in an efficient manner without manual intervention

Product Name: LAYTOOLS
Product Category: IC Physical Design Tools - ASIC and IC Design

LAYTOOLS is a custom integrated circuit design suite optimized for complex analog, digital, and mixed-signal IC design. The suite includes applications for schematic capture, physical layout, database verification, automated place and route, plotting, and data conversion tools

Product Name: LAYVER
Product Category: Design Verification

LAYVER is a sophisticated and comprehensive layout verification package that provides a complete set of tools to validate IC designs of any size and complexity. It offers database layer operations, spacing, intersection, extension, and sizing checks, as well as circuit extraction, and net-list comparison all under the same umbrella.


Product Name: SMASH
Product Category: Power Grid Analysis - ASIC and IC Design

As silicon geometries shrink, device models become more complex and the number of elements that must be included in any simulation increase. A respectable simulator must accommodate such advances as well as provide the features and options to allow effective circuit development to be completed. Smash is that simulator.

Product Name: SPE
Product Category: IC Physical Design Tools - ASIC and IC Design

SPE (Schematic Probe Environment) is a flexible and powerful full-function multi-level schematic capture environment developed particularly to enable IC circuit design engineers to enter schematics accurately, clearly and quickly. In addition it provides the ability to cross-probe between schematic and layout views using the network extracted.


522 S. Edmonds Lane
Suite 204
Lewisville, TX 75067
United States
Phone: 972-221-1614
Fax: 972-420-6895
Contact us




Featured Video
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Applications Engineer for intersil at Palm Bay, FL
Design Verification Engineer for intersil at Morrisville, NC
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Upcoming Events
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise