Entasys Design, Inc.

Entasys Design Inc. was founded in 2003 to provide EDA solutions for ESL and SOC designers and focused on the development of innovative design automation technology for early stage power and SI aware design to fill the gap between chip implementation and fabrication technologies

Product Name: Optima
Product Category: Design Verification

With semiconductor process technology scaling into nanometer regime, SoC (System-on-Chip) requires more robust power network than ever. However, due to the absence of proper design automation solution, every modification of pad configuration causes extra design iterations or requires excessive power pads increasing chip size. OPTIMA is an optimal pad configuration solution to minimize painful design iterations.

Product Name: Pillar-DP®-Navis
Product Category: IC Physical Design Tools - ASIC and IC Design

There is a rich set of tools available today to support chip design at the register-transfer level. After years of research and development, most of all SoC designers have fairly good understanding on design process based on the RTL of representation.

Product Name: Pillar-DP®-SVP
Product Category: Design Verification

Pillar-DP®-SVP is a comprehensive pre-RTL silicon virtual prototyping (SVP) solution, including micro architecture level power and area estimation, hierarchical floorplanning, package aware IO pad configuration, and automatic power network prototyping. In addition to the SVP capability, the chip level IP integration feature and the constraints interface feature to the integrated chip (IC) implementation help designers achieve the fist-silicon-success and the time-to-market.

Product Name: Pillar-DP®-Ventus
Product Category: IC Physical Design Tools - ASIC and IC Design

At the early stage of SoC design, there are many unknowns and SoC designers have many options available, so this is why making the right choices can be difficult. As behavioral description is not just sufficient to describe the constraints of today's complex SoC design, the innovative methodology is needed to specify and analyze a higher-level of the design representation in early design stage and answer questions about floorplanning, power consumption, area and timing.

422, Hyuandi Venture-Ville, 713, Suseo-Dong
Seoul 135-539
Korea (North)
Phone: 82-2-2040-7540
Fax: 82-2-2040-7541
Contact us
Url: http://www.entasys.com/

Featured Video
Currently No Featured Jobs
Upcoming Events
SRTC-2018 at The Leela Ambience Gurugram NEW DELHI India - Jul 25 - 26, 2018
MPSoC Forum 2018 at The Cliff Lodge 9320 South Cliff Lodge Drive Snowbird UT - Jul 29 - 3, 2018
CDNLive China 2018 at Kerry Hotel Pudong, Shanghai 1388 Hua Mu Road, Pudong Shanghai China - Aug 10, 2018
CDNLive Taiwan 2018 at Ambassador Hotel Hsinchu Taiwan - Aug 14, 2018
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise