OneSpin Solutions GmbH

OneSpin is changing this. With our software tools, an engineer simply states the intention and the software makes sure that these intentions are met, under all conditions. This is achieved by using formal technology and we believe this will fundamentally change the way digital computing devices are designed and verified. Every engineer creating them, every business selling them and ultimately everybody using them will benefit from formal technology.

Product Name: 360 DV-Certify
Product Category: Verification - Structured/Platform ASICs

For critical IP blocks, 360 DV-Certify offers the highest possible verification quality. Following the GapFreeVerification process, the user develops assertions and achieves 100% functional coverage independent of the chosen functional coverage points - OneSpin's patented GapFreeVerification technology certifies that there is no functionality in the IP apart from the functionality encoded in the assertions, a level of assurance that no other tool can deliver. In other words, any functionality that can contribute to the IO-behavior of the block is actually captured in assertions.

Product Name: 360 DV-Inspect
Product Category: Design Verification

360 DV-Inspect provides the most in-depth, automated static analysis of any tool available, and is an indispensible side-arm for any RTL designer. DV-Inspect is used to rapidly eliminate errors prior to verification or synthesis, delivering a fully automated, simple use-model. The RTL code is targeted using multiple techniques to achieve a rigorous and exhaustive analysis. Formal engines provide more rigorous verification than that available through other techniques, such as standard linting. Assertion synthesis is leveraged to generate comprehensive structural test sets and coverage analysis, further improving quality. A debug tool with simulation trace generator makes understanding issues easy.

Product Name: 360 DV-Verify
Product Category: Design Verification

OneSpin 360 DV-Verify is the only unified coverage-driven assertion-based verification solution available today. The combination of a fully functional, high-performance formal property analyzer with a unique assertion coverage evaluator eliminates the guesswork from quality assertion generation. DV-Verify is designed to augment existing verification environments, enabling the discovery of elusive bugs hard-to-find in simulation-only environments, while maximizing coverage.

Product Name: 360 EC-ASIC
Product Category: ASIC Physical Synthesis - ASIC and IC Design

The OneSpin® 360 EC-ASIC Equivalence Checker thoroughly proves, without simulation, that design functionality is maintained through all implementation phases of a design, such as design revisions, synthesis and optimizations, made from RTL to the final netlist – RTL-RTL, RTL-gate and gate-gate – in ASIC/SoC designs. The solution fully automates state and phase mapping via proof-based sequential analysis. A design conditioning component and highly accurate design modeling detect synthesis bugs, synthesis/simulation mismatches and RTL coding bugs that often escape conventional equivalence checking.

Product Name: 360 EC-FPGA
Product Category: FPGA Synthesis - FPGA and PLD Design Tools

The OneSpin® 360 EC-FPGA solution ensures that advanced FPGA synthesis optimizations – used to achieve competitive functionality, performance, power consumption, and cost targets – do not introduce functional errors. It supports all sequential synthesis optimizations performed in FPGA design flows. 

360 EC-FPGA verifies the optimized design 'as is' without gate-level simulation, design modifications or design restrictions – such as disabling synthesis optimizations. It verifies the whole-chip flat netlists, enabling the most aggressive optimizations leading to highly competitive designs.

3333 Bowers Avenue Suite
Santa Clara, CA 95054
United States
Phone: +1-408-734-1900
Fax: +49-89-99013-400
Contact us
Featured Video
Currently No Featured Jobs
Upcoming Events
RISC-V Workshop Chennai at IIT Madras Chinnai India - Jul 18 - 19, 2018
CDNLive Japan 2018 at The Yokohama Bay Hotel Tokyu Yokohama Japan - Jul 20, 2018
International Test Conference India 2018 at Bangalore India - Jul 22 - 24, 2018
MAPPS 2018 Summer Conference at The Belmond Charleston Place Charleston SC - Jul 22 - 25, 2018
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise