PERFECTUS Technology, Inc


Developing cutting edge verification framework technologies and design methodologies and automatic test generation techniques created Perfectus Technology, Inc.. By leveraging over several hundred man-years of development effort that this technology represents, Perfectus is well positioned to bring superior design and verification solutions to market very quickly. With corporate headquarters in Santa Clara, CA and design centers in Bangalore, & Bhubaneswar, India, Perfectus brings together a global team with strong expertise in design, verification, backend, board design, firmware and software to deliver high quality product development solutions.




Product Name: Genie-Ethernet
Product Category: Design Verification

Genie-Ethernet VIP is an Open verification methodology (OVM) implementation of IEEE Standard 802.3

Product Name: Genie-ONFi (Open NAND Flash Interface)
Product Category: Design Verification

Genie ONFi Verification IP is based on OVM 2.0 and fully compliant to ONFi 2.1 Revision specifications. It is a complete verification suite that helps designers to verify a NAND Flash Device. The VIP can behave as an ONFi Host and Transfer Command, Address and Data to NAND Flash Device according to the configuration.

Product Name: Genie-PCIe
Product Category: Design Verification

Genie-PCIe is a system verilog implementation of the PCI Express (PCIE) Standards.

Product Name: Genie-SSU (SUPER SPEED USB 3.0)
Product Category: Design Verification

GENIE SSU VIP is compliant to Super Speed USB3.0 specifications . It is a complete verification suite that helps designer to verify a USB 3.0 based designs . The VIP can behave as a host ( or a downstream port entity ) or it can behave as a device (or an upstream port entity ) based on the configuration of the VIP.

Product Name: SAS Verification IP
Product Category: Design Verification

The SAS VIP has a Genie-SAS™ verification engine that wraps around the “Design Under Test” (DUT) to simplify test development and accelerate debug of Serial Attached SCSI protocol based designs. It provides a complete framework to quickly develop self-checking, comprehensive tests for SAS-based initiator, target, or expander devices.

 

Product Name: SATA Verification IP
Product Category: Design Verification

Perfectus has created a many-tiered product offering specifically aimed at delivering Serial ATA controller designs to market faster, with reduced effort and higher quality. These products are designed to solve the problem that absorbs the largest resources, time, and has the highest risk of a design – the verification effort. The SATA VIP has a Genie-SATA™ verification engine that wraps around the “Design Under Test” (DUT) to provide a complete framework to quickly develop self-checking, comprehensive tests for SATA-based Host and Target.


5201 Great America Parkway
Suite 320
Santa Clara, CA 95054
United States
Phone: 408-748-8900
Fax: 408-748-8838
Contact us
Url: http://www.perfectus.com/
Aldec

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
INTERSOLAR EUROPE 2018 at Munich Germany - Jun 20 - 22, 2018
DAC 2018 at Moscone Center West San Francisco CA - Jun 24 - 28, 2018
Symposium on Counterfeit Parts and Materials 2018 at College Park Marriott Hotel & Conference Center MD - Jun 26 - 28, 2018
ClioSoft at DAC
TrueCircuits: IoTPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise