iCODING Technology Incorporated


iCODING designs and produces high speed, high performance semiconductor products that incorporate turbo code decoders. These semiconductors can be used in a wide variety of communication applications, to improve throughput and range of transmissions.

The next wave of digital communication is broadband. iCODING brings the advantages of iterative coding technology, aka turbo codes, to this next wave. Turbo codes are a relatively new class of forward error correction codes that were introduced in 1993, by France Telecom. Error correction is one of the fundamental building blocks of all types of digital communications. Forward Error Correction (FEC) adds a redundant piece of information into the transmission which is then used to correct errors introduced during the transmission. The advantage of doing this is that noisy channels which would have been disregarded can be recovered, it also saves the time and power of re-transmitting the original signal.




Product Name: 3GPP Compliant Decoder Core - S3000
Product Category: IC Physical Design Tools - ASIC and IC Design

 

The iCODING S3000 Turbo Decoder implements the standard 3GPPTM universal mobile telecommunications system (UMTS), rate 1/3, 8- state PCCC turbo decoder. It uses a highly efficient architecture to minimise area and memory usage whilst still providing the high performance through the use of a full log MAP implementation, combined with good internal parameter scaling/quantisation. This is all at a data throughput of up to 7 Mbit/s in FPGA. Handset throughputs of 2Mbit/sec are achieved with clock rates as low as 19 MHz.

Product Name: High Speed FPGA Turbo Decoder- S4000
Product Category: FPGA Synthesis - FPGA and PLD Design Tools

The iCODING S4000 High Speed FPGA Turbo Decoder provides leading technology turbo code performance at exceptional data throughputs. Using the highly parallelizeable iCODING decoding core as a basis, the S4000 can achieve speeds in a single FPGA which were previously only possible in ASIC. Designed for both VirtexTM-E and VirtexTM –II Xilinx series of FPGAs, a wide range of speed/performance tradeoffs can be achieved, dependent on the selection of FPGA size and maximum block size.

Product Name: S7000 DVB-RCS2 Compliant Turbo Code Code Decoder Core
Product Category: Design for Test - ASIC and IC Design

The S7000 Turbo Code decoder core is a high speed decoder capable of decoding the 16 state parallel concatenated convolutional  Turbo Code specified by the second-generation DVB-RCS2 standard. The decoder  uses multiple parallel MAP decoders to process 4-8 bits per clock cycle with a minimum amount of overhead per iteration.


12463 Rancho Bernardo Rd #163
San Diego, CA 92128
United States
Phone: +1-858-487-5595
Fax: +1-253-736-8647
Contact us
Url: http://www.icoding.com

Featured Video
Jobs
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Applications Engineer for intersil at Palm Bay, FL
Design Verification Engineer for intersil at Morrisville, NC
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DownStream: Solutions for Post Processing PCB Designs



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise