LayTools


The current software development team, which still includes the architects of the initial LayTOOLS products, grew up in an era and location where software development was innovative and an art form. For them, in former East Germany, access to advanced tools was limited and communication with the rest of the world was restricted . Despite these handicaps, a software company was born, conceived by entrepreneurs fueled with imagination and driven by a futuristic vision which exploded after German Unification.




Product Name: LayED
Product Category: Design Verification

LayED is a powerful all-angles graphics editor especially developed for the layout of complex integrated circuits, including analog, digital, and mixed-signal designs.

Product Name: LayPAR
Product Category: Analog & Mixed Signal Simulators - ASIC and IC Design

The LayTOOLS Place and Route package (LayPAR) may be used as a stand-alone tool or as an integrated component of the LayTOOLS Suite. Although initially targeted at medium-sized designs (more than 100,000 gates) for mixed-signal application, it does integrate advanced algorithms which allow it to handle even larger numbers of cells and macros in an efficient manner without manual intervention.

Product Name: LaySIM
Product Category: Design Verification

One piece of software that an IC development software suite cannot do without is a simulator. With present day technologies, however, there are certain characteristics that are vital for such a tool. It must fully support the latest model formats, it should allow composite analog and digital net-lists to run ('gates' and transistors in the same net-list), it should converge reliably, and it should be able to provide straightforward approaches to analyses of such aspects as jitter and power consumption.

Product Name: LayVER
Product Category: Design Verification

LayVER is a sophisticated and comprehensive layout verification package that provides a complete set of tools to validate IC designs of any size and complexity. It offers database layer operations, provides spacing, intersection, extension, and sizing checks, as well as device and node extraction, with net-list comparison all under the same umbrella. With these features, design rule checks (drc), layout to schematic comparison (lvs) and parameter extraction (lpe) can be efficiently performed.


522 S Edmonds Lane
Suite 204
Lewisville, TX 75067
United States
Phone: 972-221-1614
Fax: 972-420-6895
Contact us
Url: http://www.laytools.com

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Applications Engineer for intersil at Palm Bay, FL
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for intersil at Morrisville, NC
Upcoming Events
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DownStream: Solutions for Post Processing PCB Designs



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise