SILKAN is a company focused on high reliability semiconductor application domains.

It is generally accepted that reusing semiconductor IP blocks in a core-based design strategy is the most suitable response to the stringent constraints involved in SoC and block design.

Given the increasing pressure from reduced time-to-market, high complexity, difficulty in carrying out exhaustive controls of non-functioning cases, final cost reduction, etc., it is hardly surprising that design-for-reuse has become a source of revenue for hundreds of IP vendors worldwide, and one of the key productivity boosters in the semiconductor industry.




Product Name: DO-254 CAN IP: ARINC825
Product Category: Intellectual Property (IP) - ASIC and IC Design


CAN is a message-based protocol, designed specifically for automotive applications but now also used in other areas such as avionics equipment in safety critical application.

The CAN Interface module is a dedicated interface which enables data communication for ARINC825 application layer. It allows a system with an embedded CAN bus to transmit information quickly and surely.

The hardware item only covers digital layers of the CAN Protocol bus architecture.

The APB_ARINC825 matches major needs of any critical application and mainly those which require a DO-254 DAL-A compliance in the aerospace area.

The development has been done according to the RTCA/DO-254 ED-80 guidelines.

This component has been developed, verified and licensed by SILKAN.



Key features are as follows:

 IP developed according to DO-254/ED-80 guidance. Compliant DAL A.

 Compliant with ARINC825-1 Specification. May 10, 2010.

 Compliant with CAN 2.0 Specification (v 2.0) published by Bosh (part A and part B).

Mitigation techniques: recover from SEU (self-healing feature) and report any detected error.

 Support Transceiver ISO1050 from Texas Instrument and Philips TJA1040 with Standby mode.



Product Name: DO-254 IP : ARINC429
Product Category: Intellectual Property (IP) - ASIC and IC Design

ARINC 429 is the technical standard for the avionics data bus used on most higher-end commercial and transport aircraft.

It defines the physical and electrical interfaces of a two-wire data bus and a data protocol to support an aircraft's avionics local area network.

The support of a Label mechanism is provided as part of the ARINC 429 specification, for various equipment types. Each aircraft will contain a number of different systems, such as flight management computers, inertial reference systems, air data computers, radar altimeters, radios, and GPS sensors.

For each type of equipment, a set of standard parameters is defined, which is common across all manufacturers and models.


Key features are as follows:

 Developed according to RTCA/DO-254 ED-80 guidance. Compliant DAL A.

 Compliant with ARINC 429 Protocol published on September 27, 2001.

 Compliant with AMBA 3 APB Protocol v1.0.

 Compliant with Mark 33 Digital Information Transfer System.

 Actel® Corporation property.

Product Name: DO-254 IP : Ethernet Endpoint
Product Category: Intellectual Property (IP) - ASIC and IC Design

The MTIP_MAC1G module provides, with a single IP Core, a solution for Ethernet applications operating at 10/100 or 1Gbit.

It allows a SoC to be connected to an external Ethernet Network. The hardware item only covers digital layers of the IEEE 802.3 MAC bus architecture. It supports transparent (for switching application) and full Ethernet frame handling for connected device. With its unique internal architecture the digital core is optimized for low gate count and low latency applications. For efficient power management, the core can implement the Magic Packets detection.

The MTIP_MAC1G is able to recover from SEU (self-healing feature) and to report any detected errors with the help of its embedded reliability features. Detected errors are then reported to external system and to internal sub-system.

The MTIP_MAC1G matches major needs of any critical application and mainly those which require a DO-254 DAL-A compliance in aerospace area.

The development has been done according to the RTCA/DO-254 ED-80 guidelines. This component has been developed, verified and licensed by SILKAN.


Key features are as follows:

• Developed according to RTCA/DO-254 ED-80 guidance. Compliant DAL A

• Compliant with IEEE Std 802.3-2002 Ethernet Edition, IEEE 802.1Q-1998 Edition, UNH Certified.

• Simple FIFO User Interface.

• Mitigation Techniques: recover from SEU (self-healing feature) and report any detected error.

• Compliant with GMII / MII IEEE Std 802.3, RFC2665, RFC2863 and RFC2819 (www.ietf.org)

• MoreThanIP intellectual property (www.morethanip.com)

Product Name: DO-254 IP : PCI Express Endpoint
Product Category: Intellectual Property (IP) - ASIC and IC Design

The AXI_PCIEX1 module is a PCI Express® to AXI Bridge. It allows a system with an embedded AXI bus to be connected to an external PCI Express® Bus.

The hardware item only covers digital layers of the PCI Express® bus architecture. In a typical system the main external processor is able to address the internal AXI bus used to interconnect all internal components all together. With its unique internal architecture the digital core is optimized for low gate count and low latency applications.

The AXI_PCIEX1 is able to recover from SEU and to report any detected errors with the help of its embedded reliability features. Detected errors are then reported to external processor and to internal sub-system.

The AXI_PCIEX1 matches major needs of any critical application and mainly those which require a

DO-254 DAL-A compliance in the aerospace area.

The development has been done according to the RTCA/DO-254 ED-80 guidelines.

This component has been developed, verified and licensed by SILKAN.


Key features are as follows:

 Developed according to RTCA/DO-254 ED-80 guidance. Compliant DAL A.

 Compliant with PCIe Specification 2.0 - Gen1.

 Compliant with AMBA AXI Protocol version 2.0.

 Recover from SEU (self-healing feature) and report any detected error.

 Compliant with PIPE version 1.0. PHY Interface for the PCI Express® Architecture


Aix-en-Provence Office
2 Europarc Sainte Victoire
Meyreuil 13590
France
Phone: +33-4-42-59-53-54
Contact us
Url: http://www.silkan.com/


Aldec

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
SEMICON West 2018 at Moscone Center San Francisco CA - Jul 10 - 12, 2018
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise