HDL design House

HDL Design House creates reusable IP cores, verification components and VITAL/VHDL models that meet the demanding requirements of your complex SoC (system-on-chip) and ASIC designs. We specialize in building dedicated engineering teams to deliver complete design and verification services to leading semiconductor companies. Our expertise in SoC design and verification as well as in SoC integration combined with HDL Design House products (IP cores and verification products) will provide our customers with a complete solution for SoC projects.

Product Name: JESD204B PCS IP Core
Product Category: Design Verification

The JESD204B Physical Coding Sublayer (PCS) IP Core enables both transmission and reception of data via a configurable number of Lanes to the SerDes interface, while guaranteeing data alignment and frame synchronization. The IP Core is responsible for frame generation, encoding, and scrambling for data transmission, as well as decoding, frame recovery, lane alignment and descrambling on data reception. HIP 600 is fully compatible with the JEDEC JESD204B specification.

Product Name: JESD204B PCS Rx IP Core
Product Category: Intellectual Property (IP) - ASIC and IC Design

The JESD204B RX Physical Coding Sublayer IP Core (HIP610) enables the reception of data via a configurable number of lanes from a Deserializer interface, while guaranteeing data alignment and frame synchronization. The HIP610 IP Core performs 8b/10b decoding, frame recovery, lane alignment, descrambling, and data demapping functions. In addition, it contains a set of test features, necessary to validate the data integrity on the serial interface. The HIP610 IP Core supports configurable number of DAC ports, each one having a width of up to 32 bits. The HIP610 IP Core offers the possibility to modify the behavior of the design based on the application requirements. This is done through the use of the design parameters, as well as via the Configuration Interface by programming the configuration registers.

Product Name: UVC/UVM VIP
Product Category: Verification - Structured/Platform ASICs

The Verification IP (VIP) for the Tensilica Processor Interface (PIF)® provides a quick and efficient way to verify PIF based SoC designs by implementing advanced techniques for more productive verification.PIF eVC is the complete solution for the verification of PIFbased systems. It has a complete built-in set of predefined coverage items and protocol checkers that are fully compliant with PIF protocol.

Golsvortijeva 35
Belgrade 11 000
Phone: +381-11-414-5555
Contact us
Url: http://www.hdl-dh.com

ClioSoft at DAC

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
INTERSOLAR EUROPE 2018 at Munich Germany - Jun 20 - 22, 2018
DAC 2018 at Moscone Center West San Francisco CA - Jun 24 - 28, 2018
Symposium on Counterfeit Parts and Materials 2018 at College Park Marriott Hotel & Conference Center MD - Jun 26 - 28, 2018
ClioSoft at DAC
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise