Matches: 3
ASIC and IC Design : Timing Analysis

Product Name: Encounter® Timing System
Company: Cadence Design Systems, Inc.

Encounter Timing System serves both front-end logic designers looking for high-quality timing analysis and ease of use, as well as back-end implementation engineers requiring electrical analysis and a common timing engine for silicon-accurate signoff.

Product Name: Amber Path FX
Company: CLK Design Automation

Amber Path FX, with 40nm libraries from TSMC, is an accurate, fast, and practical solution for high accuracy timing of nanometer designs. Amber Path FX uses transistor level statistical static timing analysis (TSSTA) to achieve near SPICE accuracy for both delay and variance.

Product Name: The FloorDirector
Company: Teklatech

At 65 nm and beyond, IC process variations present an increasing challenge to reducing design time while maintaining high yield. The CAT EDA software tool is used to achieve timing robustness in large-scale ASIC and System-on-Chip (SoC) designs.

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
DAC 2018 at Moscone Center West San Francisco CA - Jun 24 - 28, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise